Numerically Controlled Oscillator for Software Radio Applications

Ishmael Zibani¹, Kelebaone Tsamaase², Kagiso Motshidisi³, Pran Mahindroo⁴

Abstract: A Digital Down Converter (DDC) performs the critical frequency translation needed to recover the information from a digitized modulated signal. In terms of system performance, the critical component in digital down conversion is the Numerically Controlled Oscillator (NCO). The NCO synthesizes a range of frequencies from a fixed time base. It generates sine values from a ROM lookup table (LUT). The size of the LUT is one of the main concerns as it has to store enough sine samples in order to generate sine values of varying frequency. The size of the LUT will therefore limit the bandwidth of the sine output. A progression of state approach for the NCO is proposed. As we advance through the states, outputs are generated to represent sine and cosine values. The state machine is clocked with a varying clock signal in order to generate various frequency outputs. It is known that only a quarter of the sine/cosine function need be stored, and the rest of the sinusoid can be generated by applying appropriate sign convention. In this study, it is demonstrated how this can be achieved. **Keywords:** DDC, NCO, ROM-LUT, progression of state.

I. Introduction

In Software Radio, much of the signal processing is done in software using a reconfigurable hardware platform. The DDC performs the frequency translation to recover the original signal. [1], [3], [10]. Inside the DDC, the digitized modulated input from the Analog to Digital Converter, ADC is mixed with locally generated sinusoid to shift the spectrum of the signal. The mixed signal has to be filtered to isolate the portion of the spectrum containing the signal of interest. The filter typically has to be a narrow-band filter with a fairly high rejection of unwanted spectrum. This translates to an expensive filter if it is done at the input sample rate. Instead, a multi-rate approach can be used, in which the signal is first decimated to a much lower sample rate using a less computationally intensive filter. Then the signal is cleaned up with a second more complex filter working at the decimated sample rate [2], [5], [8], [9]. See Figure 1.



Figure 1. Block diagram of a Digital Down Converter

The rest of the paper is divided as follows: In section II, a brief discussion on basic operation of a NCO is provided. The motivation for the proposal is given in section III. In sections IV and V, a detailed outline and design of the proposed system is given. Section VI through to VII, we present a design example and discuss the results, ending with a conclusion in section VIII.

Numerically Controlled Oscillator II.

The NCO, sometimes called a local oscillator generates digital samples of two sine waves precisely offset by 90 degrees in phase creating sine and cosine signals [8], [10], [11], (See Figure 2). It uses a digital phase accumulator (adder) and sine/cosine look-up tables. The ADC clock is fed into the local oscillator. The digital samples out of the local oscillator are generated at a sampling rate exactly equal to the ADC sample clock frequency, fs. Since the data rates from these two mixer input sources are both at the ADC sampling rate, fs, the complex mixer output samples at fs. The sine and cosine input from the local oscillator create in-phase and quadrature (I and Q) output that are important for maintaining phase information contained in the input signal. (see figure 1). The decimating low pass filter accepts input samples from the mixer output at the full ADC sampling frequency, fs. It utilizes digital signal processing to implement a FIR (finite impulse response) filter transfer function. The filter passes all signals from 0 Hz up to a programmable cutoff frequency or bandwidth, and rejects all signals above that cutoff frequency. The digital filter is a complex filter which processes both I and Q signals from the mixer [2], [4], [7].



Figure 2. Conventional NCO

III. Motivation For The Proposed NCO

The conventional NCO uses a ROM LUT to store the required sine/cosine samples. [1], [5], [12]. The ROM has a fixed structure and therefore the designer cannot take advantage of redundancy in a system they are designing. Furthermore, the sine/cosine function follows a predetermined sequence, therefore random addressing is not required. In a ROM, the addressing is performed by an address decoder which consists of multiplexers (Figure 3). To store n words of length w, the ROM will undoubtedly have $n \ge m$ memory cells. It

will also consist of *n* x *s*, *m* multiplexers, where $s = \frac{\log_2 n}{\log_2 2} = \frac{\ln n}{\ln 2}$. With the proposed method, only *s* memory cells are required, together with some combinational logic to form the required output.

A simple example is given in Figure 3. One quarter of cosine and sine samples are to be stored. The sample rate is 30^{0} and the word length is 4bits. The multiplexer (Figure 3a) consists of 7 gates. So to produce sine samples of word length 4, 16 memory cells and 7x4 logic gates are required. Therefore to produce both sine and cosine samples, 56 gates and 32 flipflops are required.

Using the proposed method, we will use 2 flipflops and 7 combinational logic. Using the ROM LUT approach, the number of memory cells will grow exponentially as compared to the proposed method. The decoder will also become very complex.



Numerically Con	trolled Oscillator	· For Software	Radio Appl	ications
Numericany Com	Toneu Oscinuior	I Or Dojiware	Kauto Appi	icunons

Pres	ent State		J K Controls					Outputs										
	1 ISSOIN OILLO		Next State			J _B K _B						- •	_			1		
Angle	State Assignment Input N		ut N	Input N Input N		ut N	Sin Output			ut	Co	Pulse						
	AB	0	1	0	1	0	1	Sin0	Sin1	Sin	2 Sin3	Cos0	Cos1	Cos2	Cos3			
00	(S0) 00	(S1) 01	(S1) 01	ох	0X	1X	1X	0	0	0	0	1	1	1	1	1		
30°	(S1) 01	(S2) 11	(S0) 00	1X	0X	X0	X1	1	0	0	0	1	1	0	1	0		
60°	(S2) 11	(S3) 10	(S1) 01	X0	X1	X1	X0	1	1	0	1	1	0	0	0	0		
90°	(S3) 10	(S2) 11	(S2) 11	XO	XO	1X	1X	1	1	1	1	0	0	0	0	1		

Figure 3b. Truth table for a 4bit sine-cosine generator



IV. The Proposed NCO

The block diagram of the proposed NCO is given in Figure 4. Here, a ¹/₄ Sin_Cos Function is used instead of a Sin/Cos LUT. The three components driving a ROM LUT (i.e., phase increment register, adder, and address register) are replaced by the frequency synthesizer. The additional logic is used to generate appropriate sin_cos values in the other three quadrants. Compare figures 2 and 4.



V. Design Of Sin-Cos Using Progression Of States

The ¹/4 Sin_Cos function can be implemented using a state machine, with appropriate outputs at each state. Each time we go through a state cycle, we cover the one quadrant (shaded in Figure 5). The output *PULSE* (Figure 4) signifies the beginning of a new state cycle, hence a new quadrant. With proper sign convention, the same samples are reused in other quadrants.



Figure 6b shows the flow chart for the Sine Function. The first 2 quadrants are defined by counting up and down the states. A reflection along the dc line will define the last 2 quadrants. See Figure 6a.

Suppose we are at the beginning of the first quadrant. dc will be (externally) set to 1 to signify that we are in the 'positive' quadrants. We start counting at the beginning of the quadrant and continue counting up as long as we are in the first (odd quadrant), until we reach the end of that quadrant. Then we count down and continue like so as long as we are in the second (even) quadrant, until we reach the beginning of the next quadrant. At this point, dc is set to 0, so that repeating the above procedure will produce sine values for the third and fourth quadrants. Then the whole cycle repeats again. A similar argument goes with the cosine function.



Figure 7a shows the behavior of sine and cosine functions in all four quadrants. If we assume absolute values for sine and cosine, we can see that when sine is increasing, cosine is decreasing but with different increments. Therefore inverting sine bits won't generate cosine bits. So sine and cosine values are generated as previously shown in Figure 3.

The output of the 2 bit down counter (figure 4) identifies the current quadrant. dc(sin) = 1 in the first 2 quadrants. Therefore $dc(sin) = \frac{MSB.LSB + MSB.\overline{LSB} = MSB}{dc(cos)} = MSB. dc(cos) = 1$ in the first and last quadrant. Therefore, $dc(cos) = \frac{MSB.LSB + \overline{MSB}.\overline{LSB} = \overline{MSB} + \overline{MSB}.\overline{LSB}}{dc(cos)} = \frac{MSB.LSB + \overline{MSB$

For argument sake, let's assume that we store sine samples for the whole 360° . Top of Figure 8 shows some of the original samples. In the ROM LUT approach, a change of frequency is achieved in altering the phase angle (also see Figure 2). For example, to increase the frequency of the output sine wave, the phase angle is increased so that some of the samples are 'dropped'. That is we read samples a,c,e,f,etc instead of a,b,c,d,e,f,etc. (shown middle Figure 8). To achieve the same frequency with the proposed method, the same samples are generated much faster. For example, instead of generating samples at t0,t1,t2,t3,etc, we generate at $t0 + \frac{t0+t1}{2}$

 $t0, t0 + \frac{t0+t1}{2}, t1, t1 + \frac{t1+t2}{2}, t2, \text{ etc, (shown in bottom of Figure 8).}$





Quadrant	MSB	LSB	dc (cos)	dc (sin)	
first	1	1	1	1	
second	1	0	0	1	
third	0	1	0	0	
fourth	0	0	1	0	

Figure 7b. Truth Table for dc

The frequency synthesizer outputs different clock waveforms in response to different frequency input words. It basically consists of a frequency input register and a binary counter. See Figure 9. Note that the quad input inverts the sine in the first quadrant along the y axis to obtain the sine in the second quadrant. the half sine wave thus obtained is reflected along the x axis (dc) to obtain third and fourth quadrants, hence the controlled inverters operated by the dc. (See Figures 7 and 9). The shape of the output clock, clk_0 is a pulse. Since it is

used for clocking purposes, there is no need to add a square-wave shaper. The frequency of clk₀, f_{out} , is given by, $f_{ref}/(w_v + 1)$, where f_{ref} is the frequency of the reference clock and w_v is the value of the frequency input word. For example, if $w_v = 0$, then $f_{out} = f_{ref}$.

The bandwidth or frequency span of f_{out} , Δf_{out} is given by $f_{ref}\{1 - (w_{max} + 1)^{-1}\}$, where w_{max} is the maximum value of the input frequency word. Finally, the bandwidth of the sine (or cosine) output is given by $\Delta f_{sin} = \Delta f_{out}/\{(s+1)+3s\}$, where s is the number of non-zero samples in the first quadrant. $s_{max} = 2^n$, where n is the word length for 1/4 sine or 1/4 cosine.

Again note that the dc also forms part of the sin and cos output. However, they are generated outside the ¼ sin_cos function to minimize its complexity.



VI. Altera Design Example

For software radio applications, the word length n+1, of each complete sine/cosine sample is 16bits [6]. For the following example, n+1=16 was used. As pointed out earlier, we design for a quarter, i.e. 15bit, so n=15 (word length for the quarter). The 16^{th} bit is supplied externally and it is also used to differentiate between positive and negative quadrants. For n=15, we have 2^{15} samples (including the all zeros sample). If we take the

maximum value of the sine function to be 1, then the least significant bit, LSB will have a weight of $\frac{1}{2^{15}-1}$. This corresponds to sample rate/angle resolution of $\left\{\frac{90}{(2^{15}-1)}\right\}^0$. For our demonstration purposes, this resolution was

found to be too high. An angle resolution of 1^0 was used in this example.

For $0^{0} < \theta < 90^{0}$, $0 < \sin\theta < 1$. So we need to multiply $\sin\theta$ with a suitable multiplying factor m_{f} , so that we can represent sine values in binary form. For word length n, $m_f = 2^n - 1$. In our example, the binary equivalent of $\sin 89^{\circ}$ is $(2^{15}-1)\sin 89 = 1111111111111010$. All other entries were computed in the same way. (See Figure 10).

In the final stage, the MSB is supplied externally from the two bit down counter and added to make a 16 bit word. (See Figure 9).

Brocont	Next State			Outputs						
State input				$\left(2^{15}-1\right)$ Sin θ	Sin θ (15 bit binary representation)	Pulse				
	quad	quad	0	$\left(2^{15}-1\right)\cos\theta$	$\cos \theta$ (15 bit binary representation)					
S0 S1 S1		0 0	0	0000000000000000	4					
		51	0	32767	11111111111111111					
ā			S0 S2 1		10	572	000001000111100			
31	30	52		32762	111111111111010					
60	61	62	~°	1144	000010001111000					
52	31	33	2	32747	11111111110101	0				
			.0	1715	000011010110011					
53	52	54	3	32722	11111111010010	7 °				
\sim										

						\sim		
S88	580	997	ee ⁰	32747	11111111101011	0		
	008	307	00	1144	000010001111000			
S89 S9				00 ⁰	32762	111111111111010		
	590	588	89	572	000001000111100	0		
S90 S			0	32767	1111111111111111	4		
	589	S89	90	0	0000000000000000	I		

Figure 10. State Table for ¹/₄ Sin_Cos Function

VII. Discussion Of The Results

Figure 10 show the sine and cosine output waveforms. The results from Figure 10 were plotted using Microsoft excel to obtain the graphs in Figure 11. The positive sine and cosine were generated using 1/4 sine and 1/4 cosine respectively. The dc value was used to 'raise' the sine and cosine so that they appear above the x-axis. The results obtained were expected.

The Delay Matrix (Fig. 13) gives us the critical speed paths that limit the design performance. From the Delay Matrix, the longest delay is 25.8nS. If we choose to use 26nS instead, then we get a bandwidth of 38.46MHz. From $f_{sin}(max) = f_{out}(max) / \{(s+1)+3s\}$, $f_{out}(max) = f_{ref}$, so that $f_{sin}(max) = -\frac{f_{ref}}{(s+1)+3s} = 38.46 \text{MHz}$ $/\{(91)+3x90)\} = 0.1$ MHz.

After the design has been verified, it can be migrated to an ALTERA's HardCopy device. This involves removing the reprogrammability of the original FPGA device, resulting in increased speed, reduced complexity, area and power consumption.



Figure 11. Graphs for sine and cosine functions

For example, to calculate the error in the sine output, will be the difference between the true sine value, \sin_{true} and the 16bit binary value (reconverted to decimal for easy manipulation). The decimal equivalent of the sine binary values, \sin_{dec} , are also shown in Figure 10. We can calculate average % error, $\frac{\% err_{ave}}{\%}$, using either sine or cosine values. Thus we have, $\frac{\% err_{ave}}{\%} = \{\sum_{1^0}^{89^0} |\sin_{rue} - \sin_{dec}|\}/89$. (0⁰ and 90⁰ have been left out since they give an error of zero). Using values from the complete table of Figure 10 and true sine values, $\frac{\% err_{ave}}{\%}$ came to be 0.00218003%.

Angle resolution is related to the sampling rate. A high sampling rate will mean a good angle resolution but slower output speed. So during design, the angular resolution and speed trade offs must be understood. By looking at the slowest sine/cosine output required, the number of desired samples per quarter can be set. The number of (non zero) samples to be used is $\frac{\min(desired, 2^n - 1)}{1}$, otherwise duplicate samples will be stored. For this example, 1^0 sample rate was chosen for this example. This gives an accuracy of 1 part in 90 or 1.1%.

መ MAX+plı	🗭 MAX+plus II - c:\documents and settings\zibanii\desktop\testing nco\sin_cos_top - [sin_cos_top.scf - Waveform Editor] 🛛 📲 🖭 🗃 🖭 🖾 🖉 🖉															
MAX+plus II File Edit View Node Assign Utilities Options Window Help																
🗋 🖻 🖪																
Ref:	13.44us		+ +	Time	: 844.0	ns	Inter	val: -12.59	6us							
Α																
→ Name	:	Value:	ф <u></u>		4	UU.Uns		800.0ns		1.2us		1.6us		2.Uus		2.4us
cl	k	0	H	<u> </u>												
= <u>_</u> co	os[150]	D 46616	P	<u> </u>	65535	X	65530 X	65515	65490	65455	65410	65355	65291	65216	65132	<u>65037</u>
si	n[150]	D 62465		(32768	X	33340 X	33912	34483	35054	35624	36193	36761	37328	37894	38458
🕒 🎫 si	ne[140]	D 29934		0	<u> </u>	572	1144	1715	2286	2856	3425	3993	4560	X 5126	5690	<u>6252</u>
🚔 🖃 թւ	ulse	0														
🚔 💿 զս	- o quad 1															
rs	i i i i i i															
Name:	Valu	e: Jus			2.8us		3.2us		3.6us		4.0us		4.4us		4.8us	
🍋 clk	T 1	Ĩ														
🔊 cos[150	D 648	319 - 🛛	64933	3)	64819	64695	64562	64418	64266	64103	63931	X 63750	63559	63359	63149	62930 X -
🔊 sin[150]] D 395	581 - 🗴	3902		39581	40139	40695	41249	4 1800	42348	42894	X 43436	43975	44511	45043	45571
🗃 sine[14l	0] D 73	71 6252	6813		7371	7927	8481	9032	9580	10126	10668	11207	11743	12275	12803	13328
💿 pulse	0															
💿 quad	1															
产 rst	1															
	1	1	Buo		щ	5 Que		5 Gue		6 Oue		6 Auc		6 8uc		7 200
Name:												0.405				
	K (45.0)		F									011.15				
- CC	os[15U]	D 62/02	Ŀ,	(628		62702	62465	62219	61964	61700	61427	61145	60855	00556	60249	<u> 59933</u>
si	n[150]	D 46096	Ŀ	455	571	46096	46616	(47132)	47644	48151	48654	49151	<u>x 49644</u>	<u>x 50132</u>	χ <u>50614</u>	<u>X 51091 X</u>
Sil Sil	ne[140]	D 13848	<u> </u>	13	328	13848	14364	14876	15383	X 15886	X 16383	16876	17364	17846	X 18323	18794
🚔 🖃 pu	ılse	0														
💾 💿 qu	Jad	1														
📫 📭 rs	t	1														

Figure 12 Sine and Cosine output waveforms.

Numerically Controlled Oscillator For Software Radio Applications

መ MAX	+plus II -	c:\documents	and set	ttings\zil	oanii\des	ktop\test	ing nco\sin	_cos_top - [Tim	ing Analyzer]			8 🥴 😪	W 🛛 🖸 🖉
🏩 мах	+plus II F	ile Node Analys	is Assig	n Utilities	Options	Window	Help						
🗋 🖻	80	X 🖻 🖻 🗠	▶?	🛆 🗟 i	ō 🖻 🖄	l 🎿 🖹		168 🐔	s 🗄 🗳 🏶				
								Dela	y Matrix				
								[estination				
		cos0		cos1	COS	2	cos3	cos4	cos5	cos6	cos7	cos8	cos9
	clk	7.4	ns	6.8n	s	6.4ns	6.6	ns 6.8ns	6.7ns	6.7ns	6.9ns	6.9ns	7.0ns
	RST												
		I					I	Dest	nation				
		cos10	cos11		cos12		cos13	cos14	cos15	pulse	quad	sine0	sine1
clk		7.0ns		6.9ns	6.8	Bins	6.9ns	7.4ns	6.9ns	8.8ns/10.2ns	8.9ns/10.3ns	9.8ns/23.4ns	10.6ns/21.0ns
RST													
								Desti	nation				
		sine2	sine3		sine4	si	ine5	sine6	sine7	sine8	sine9	sine10	sine11
clk		9.1ns/23.0ns	11.1n	ns/22.0ns	9.7ns/2	20.2ns	10.8ns/21.2r	s 11.5ns/18.7n	: 11.7ns/20.1ns	10.6ns/22.7ns	10.6ns/22.8ns	10.4ns/20.6ns	12.0ns/24.4ns
RST													
								Devis					
			1.40					Desti	hatton				
-11		sine12	sine13	. 127.0	sine14	S 0	nU C Zwy	sin1	sin2	sin3	sin4	sinb 7 Our	sin6
DCT		11.6hs/21.5hs	10.1h	ns/27.0ns	10.9hs/	25.8hs	6.7NS	7.9hs	6.9hs	7.8hs	6.9hs	7.8hs	6.7NS
nai													
					Destina	ition							
sin7		sin8		sin9		sin10		sin11	sin12	sin13	sin14	s	in15
ε	6.4ns	9.5ns		6.9	9ns	ε	i.9ns	6.5ns	7.6ns	6.8	ns	7.0ns	6.7ns

Figure 13. Delay Matrix for Sine and Cosine.

References

- Nagarjun Marappa, Design Of Digital Down Converter Chain For Software Defined Radio Systems On Fpga, MSc diss., Western [1]. Michigan University, 2015.
- [2]. Maruthi G.B, Saleem Malik Prashanth Kumar and Pratap M.S, Implementation of High Performance DUC and DDC for Software Defined Radio Applications, International Journal of Computer Applications, Vol 110 - No. 6, Jan 2015.
- Vaidyanathan, P.P., "Multirate digital filters, filter banks, polyphase networks, and Applications : a tutorial, *Proceedings of the IEEE*, Vols. 78, no.1, pp. 56-93, Jan 1990. [3].
- [4]. A. A. Abidi, Direct-Conversion Radio Transceivers for Digital Communications, IEEE Journal of Solid-State Circuits, Vol. 30, No. 12, December 1995, pp 1399-1410.
- [5]. T. Hentschel, M. Henker, and G. P. Fettweis. The Digital Front-End of Software, Radio Terminals. IEEE Personal Communications, 6(4):40-46, Aug 1999.
- [6]. J. Mitola, iThe Software Radio Architecture, IEEE Communications magazine, Vol. 33, No. 5, May 1995, pp. 26-38.
- Henrik Ohlsson and Lars Wanhammar, "A Digital Down Converter for a Wideband Radar Receiver", Department of Electrical [7]. Engineering, Linköping University SE-581 83 Linköping, Sweden.
- [8].
- "Direct Digital Synthesis (DDS) technology", http://www.hit.bme.hu/people/papay/sci/DDS/start.htm. A. R. Panda, D. Mishra and H. K. Ratha, FPGA Implementation of Software Defined Radio-Based Flight Termination System, [9]. IEEE Trans. on, Industrial Informatics, vol. 11, no. 1, (2015)., pp. 74-82
- [10]. NOVA Engineering, "Numerically Controlled Oscillator Megafunction", ALTERA Corporation, San Jose.
- [11]. Mitola, J., III, Software radios: Survey, critical evaluation and future directions, Aerospace and Electronic Systems Magazine, IEEE , Vols. 8, no.4, pp. 25-36, April 1993.
- [12]. R. Kumar, T. M. Nguyen, C. C. Wang and G. W. Goo, Signal processing techniques for wideband communications systems, MILCOM 1999 - IEEE Military Communications Conference, no. 1, October 1999, pp. 452 - 457